|
Programming Interface for Bus Master IDE Controller Revision 1.0
# c' O8 j) m4 Z2 {1994/05/16, }; _/ h1 t1 u" Z. ?# x
5 _# ]; x z( a9 k# M
This document defines a register level programming interface for a bus master ATA compatible (IDE) disk, c' U0 s3 ^; H4 z6 S
controller that directly moves data between IDE devices and main memory. By performing the IDE data* _- _0 V, T% x \% T
transfer as a bus master, the Bus Master Device offloads the CPU (no programmed IO for data transfer)
* d/ z" T: Y0 |3 M8 ~+ Mand improves system performance in multitasking environments.
; [# ]2 F( a5 ~/ ]2 ?' U! ?% A7 ^- w, \8 ~
Until this specification is ratified, it is solely( E$ q6 _ W8 @! X& z% H1 `
owned and maintained by:/ y- q% D+ D2 U( |* m% N- j: J) x
Brad Hosler, Intel Corporation
; @+ y; L5 ^* J4 n( s/ Nbwh@salem.intel.com (please comment using email)" W0 S& I, o$ r; U0 p' b* S$ c
503-696-8431 |
|