|
Feature Summary
' R3 E6 H e7 A) f8 c' a/ ~8 v2 C1 m* z* a i. ?9 u
Low Pin Count Host Interface (LPC)
* S, D' T9 J7 w0 | SIRQ supporting IRQ1, IRQ12, SCI6 h7 h* S: q8 O5 P1 Z8 `6 r
I/O Address Decoding:9 @8 y G" x& C3 U
KBC IO Port 60h/64h
( ~ b5 C' i1 t/ G: {- f Programmable EC IO Port 62h/66h and 68h/6Ch8 v% [- w! y0 B4 n2 ]* C
Programmable 4-byte Index I/O ports to access internal registers0 n7 U2 I: o& U: l: _ D
One Programmable I/O write byte-address decoding' I6 [* |9 w; w+ L3 B& w
& |# x6 M6 |3 E6 |5 x# tX-Bus Interface (XBI)1 H9 N/ t* @ }( N
SPI Flash support, the operation frequency runs at least 50MHz." z$ g+ Q; `, q1 z6 w
Addressable Memory range up to 24MB.
# `; e5 e# d' E2 A- h 8051 64KB code memory can be mapped into 4 independent 16KB pages.3 P& }$ b! A- j8 `
' v3 ?) R, r0 l/ k! {' t8051 Microprocessor6 s1 d* S2 M( Q/ N
Industry 8051 Instruction set complaint with 3~5 cycles per instruction.% q2 `: J1 N( W* ?
Programmable 8/16/32 MHz clock
# H6 `) v4 h5 ?0 s7 d+ u Fast instruction fetching from XBI Interface
, Q2 r. T, `( m1 ^ 128 bytes and 2KB tightly-coupled SRAM
; v% u3 Z* {; M* X9 L* Q7 b+ [" |- l 24 extended interrupt sources.+ Y2 G4 e4 S$ ]( W5 u3 \
Two 16-bit tightly-coupled timer
' f% O' L6 \$ l% D- f: ? V, g/ i( _: H: c
8042 Keyboard Controller
' F: x" m# Y7 ?. }3 g 8 Standard keyboard commands processed by hardware8 x4 P3 R1 ^, K2 m# u
Each hardware command can be optionally processed by firmware
9 _& b7 \1 B$ U; p7 P/ T' O; W5 i8 _. D; v6 F" {4 }
Embedded Controller (EC)
+ |7 ?" p+ F0 S Five EC Standard Commands can be processed by hardware# |6 K, t& k! `0 Y
ACPI Specification 2.0 compliant
$ U7 i0 W3 Z5 i+ D9 K( R# w! S2 O Support customer command by firmware
8 g, z# x5 g+ Q% } Programmable EC I/O port addressing (default 62h/66h)
) }" g6 F; u! m8 b [2 n
. L* D* x' t! G; g0 w+ w/ wAnalog To Digital Converter (ADC)
2 g |1 L* n3 G4 x. Z) k 6 built-in ADCs with 8-bit resolution.; N4 ^' f8 Y0 V! k) i$ h
The ADC pins can be alternatively configured as General Purpose Inputs (GPI).
0 m* ]% P1 O! h. @3 S' p; ^& e
. h3 x' G( l- S: nPulse Width Modulator (PWM)
* r; \2 Z7 |+ R' z/ z: ~' H 5 built-in PWMs l7 u; \5 k7 t! I7 [/ U; C# ?
Selectable clock sources: 1MHz/64KHz/4KHz/256Hz.# e1 j* s7 i* G0 ~% H* _! d0 ~
Configurable cycle time (up to 1 sec) and duty cycle.% M( }$ T! r6 m! l
1 o9 X+ f/ ^4 r, Q3 m* MWatchdog Timer (WDT)
* \+ m; E3 ]% h+ J# s: X @ 32.768KHz input clock with 20-bit time scale.
- G/ x7 M- `5 d; W' A2 X9 V0 B 8-bit watchdog timer interrupt and reset setting
9 [$ w4 s1 ~9 U3 \0 {% y9 d. a) [$ ]! t/ A/ d' B! ~
General Purpose Timer (GPT)
6 w7 D3 P0 a- e: z. P. c% f Two 16-bit, two 8-bit general purpose timers with 32.768KHz resolution2 s1 P8 ]. x G: O
L. f8 Z7 E+ n- E" P, I; f
General Purpose Wake-Up (GPWU)
: ^! D$ O% l0 }% b1 ~5 [1 E All General Purpose Input pins can be configured to generate interrupts or wake-up event.
# N' c5 X. i. C' e8 V8 b
u( k" g% k gGeneral Purpose Input/Output (GPIO)+ a/ C! I( X0 C' v2 P* ^/ B
All I/O pins are bi-direction and configurable
i; ~- G! y" W All outputs can be optionally tri-stated2 h. R+ T$ x+ n" Q, V& H. T* t
All inputs equipped with pull-up, high/low active, edge/level trigger selection
6 U, E% G `: h/ q! L; f/ V All GPIO pins are bi-direction, input and output.
* T7 D% s& U- Z( d Max. 43 GPIOs7 n/ _2 F8 x& X% ?& j+ n
# V. w1 V( j# ]9 f: A2 v Y, s' Q ?
Power Management+ n1 A( ~ r, j- Q6 m
Sleep State: 8051 Program Counter (PC) stopped
! C0 b# v* s8 R! U Deep Sleep State: Stop all internal clocks. Target power consumption ~10uA.
+ {3 G/ U/ u+ b/ v7 K7 z. J7 ?1 F" L* N. m* B7 ^; B5 q3 @9 x" @
Total Pages: 40 |
本帖子中包含更多资源
您需要 登录 才可以下载或查看,没有账号?加入计匠网
×
|